Skip to content

unread: Assign do dummy net when synthesizing with vivado #95

unread: Assign do dummy net when synthesizing with vivado

unread: Assign do dummy net when synthesizing with vivado #95

Triggered via push July 26, 2023 09:30
Status Success
Total duration 1m 17s
Artifacts 1

lint.yml

on: push
Verilog Sources
1m 9s
Verilog Sources
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
verible-linter Expired
0 Bytes