Skip to content

Commit

Permalink
Merge pull request #117 from liyinrong/yinrong/terapool_noc
Browse files Browse the repository at this point in the history
Fix address mapping and ICache configuration issues in terapool_noc
  • Loading branch information
Aquaticfuller authored Oct 30, 2024
2 parents a6397ad + b43eaf3 commit 9c9f68e
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 2 deletions.
2 changes: 1 addition & 1 deletion hardware/src/mempool_group_floonoc_wrapper.sv
Original file line number Diff line number Diff line change
Expand Up @@ -222,7 +222,7 @@ for (genvar i = 0; i < NumTilesPerGroup; i++) begin : gen_router_req_to_slave_re
wen : floo_req_from_router_after_xbar[i][j].payload.wen,
be : floo_req_from_router_after_xbar[i][j].payload.be,
// row | bank <= row | bank | tile
tgt_addr: floo_req_from_router_after_xbar[i][j].hdr.tgt_addr[(NumTilesPerGroupWidth == 1 ? 0 : NumTilesPerGroupWidth) +: (idx_width(NumBanksPerTile) + TCDMAddrMemWidth)], // For TCDM Bank, remove tile offset, it is selected by "req_tile_sel"
tgt_addr: floo_req_from_router_after_xbar[i][j].hdr.tgt_addr[(NumTilesPerGroup == 1 ? 0 : NumTilesPerGroupWidth) +: (idx_width(NumBanksPerTile) + TCDMAddrMemWidth)], // For TCDM Bank, remove tile offset, it is selected by "req_tile_sel"
ini_addr: floo_req_from_router_after_xbar[i][j].hdr.src_tile_id, // For Crossbar when response back
src_group_id: group_id_t'(floo_req_from_router_after_xbar[i][j].hdr.src_id) // For NoC Router when response back
};
Expand Down
2 changes: 1 addition & 1 deletion hardware/src/mempool_pkg.sv
Original file line number Diff line number Diff line change
Expand Up @@ -161,7 +161,7 @@ package mempool_pkg;
***********************/

localparam int unsigned ICacheSizeByte = 512 * NumCoresPerCache; // Total Size of instruction cache in bytes
localparam int unsigned ICacheSets = NumCoresPerCache / 2; // Number of sets
localparam int unsigned ICacheSets = (NumCoresPerCache == 2) ? 2 : NumCoresPerCache / 2; // Number of sets
localparam int unsigned ICacheLineWidth = 32 * 2 * NumCoresPerCache; // Size of each cache line in bits

/*********************
Expand Down

0 comments on commit 9c9f68e

Please sign in to comment.