Skip to content
Nightly Release

Nightly Release #374

Sign in to view logs

Nightly Release

Nightly Release #374

Run time

Learn about OS pricing on GitHub Actions
Job Run time
Find Latest Release
10s
FPGA Suite (1.0, itrng, log) / build_test_binaries
1s
FPGA Suite (1.0, itrng, log) / check_cache
11s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
1s
FPGA Suite (1.0, itrng, nolog) / check_cache
16s
FPGA Suite (1.0, etrng, log) / build_test_binaries
1s
FPGA Suite (1.0, etrng, log) / check_cache
10s
FPGA Suite (1.0, etrng, nolog) / check_cache
9s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
1s
FPGA Suite (1.1, etrng, log) / check_cache
17s
FPGA Suite (1.1, etrng, log) / build_test_binaries
1s
FPGA Suite (1.1, etrng, nolog) / build_test_binaries
1s
FPGA Suite (1.1, etrng, nolog) / check_cache
17s
FPGA Suite (1.1, itrng, log) / build_test_binaries
1s
FPGA Suite (1.1, itrng, log) / check_cache
10s
FPGA Suite (1.1, itrng, nolog) / build_test_binaries
1s
FPGA Suite (1.1, itrng, nolog) / check_cache
11s
FPGA Suite (hw-latest, etrng, log) / check_cache
12s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
1s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
1s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
15s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
1s
FPGA Suite (hw-latest, itrng, log) / check_cache
20s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
1s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
16s
sw-emulator Suite (etrng, log) / build_and_test
21m 44s
sw-emulator Suite (etrng, nolog) / build_and_test
20m 55s
sw-emulator Suite (itrng, log) / build_and_test
22m 26s
sw-emulator Suite (itrng, nolog) / build_and_test
21m 7s
sw-emulator Suite (etrng, log) / build_and_test
20m 13s
sw-emulator Suite (etrng, nolog) / build_and_test
19m 44s
sw-emulator Suite (itrng, log) / build_and_test
20m 27s
sw-emulator Suite (itrng, nolog) / build_and_test
19m 59s
sw-emulator Suite (etrng, log) / build_and_test
21m 21s
sw-emulator Suite (etrng, nolog) / build_and_test
20m 24s
sw-emulator Suite (itrng, log) / build_and_test
21m 6s
sw-emulator Suite (itrng, nolog) / build_and_test
21m 19s
FPGA Suite (1.0, etrng, log) / build_bitstream
1s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.1, itrng, log) / build_bitstream
1s
FPGA Suite (1.1, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
1s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
1s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.1, itrng, nolog) / build_bitstream
1s
FPGA Suite (1.1, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
1s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
1s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
1s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.1, etrng, nolog) / build_bitstream
1s
FPGA Suite (1.1, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.1, etrng, log) / build_bitstream
1s
FPGA Suite (1.1, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
1s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
1s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / test_artifacts
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, itrng, log) / test_artifacts
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
0s
FPGA Suite (1.0, itrng, log) / test_artifacts
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, itrng, nolog) / test_artifacts
0s
FPGA Suite (1.1, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
0s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, etrng, nolog) / test_artifacts
0s
FPGA Suite (1.1, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, etrng, log) / test_artifacts
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
0s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
0s
Create New Release
0s
Publish https://caliptra-sw.github.io/
0s
4h 14m 3s