Skip to content
View shawag's full-sized avatar
0 followers · 9 following

Block or report shawag

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
shawag/README.md
  • 👋 Hi, I’m @shawag
  • 👀 I’m interested in FPGA,verilog，digital IC design
  • 🌱 I’m currently learning RTL2GDS flow， verification method， IP design
  • 💞️ I’m looking to collaborate on ...
  • 📫 How to reach me ...

Popular repositories Loading

  1. shawag shawag Public

    Config files for my GitHub profile.

  2. shawag.github.io shawag.github.io Public

    personnally blog

  3. uvm_learn uvm_learn Public

    read source code of uvm , recoeding

  4. uart_IP uart_IP Public

    project home for uart IP

    Verilog

  5. AXI4 AXI4 Public

    Verilog

  6. NC-DDSM NC-DDSM Public

    Nested Cascaded MASH Digital Delta-Sigma Modulator

    Verilog