Skip to content
CI

Adding synchronous FSM clear bit #120

Sign in to view logs

Adding synchronous FSM clear bit

Adding synchronous FSM clear bit #120

Triggered via push May 6, 2024 12:54
@aolofssonaolofsson
pushed 5b55705
pragma
Status Failure
Total duration 42s
Artifacts –

ci.yml

on: push
Lint Python Code
26s
Lint Python Code
Run CI
33s
Run CI
Lint Verilog Code
7s
Lint Verilog Code
Fit to window
Zoom out
Zoom in

Annotations

1 error
Lint Verilog Code
Process completed with exit code 1.