lint fixes

siliconcompiler · Jan 6, 2024 · 69f0504 · 69f0504
1 parent 30351f9
commit 69f0504
Show file tree

Hide file tree

Showing 2 changed files with 6 additions and 6 deletions.
diff --git a/lambdalib/ramlib/ramlib.py b/lambdalib/ramlib/ramlib.py
@@ -2,14 +2,14 @@
 import siliconcompiler
 from siliconcompiler.flows import lintflow
 
+
 def setup(chip, path=None):
 
-    # setup verilog
-    files = glob.glob(f'rtl/*.v')
+    files = glob.glob('rtl/*.v')
     for item in files:
         chip.input(item)
 
-###########################
+
 if __name__ == "__main__":
 
     design = "la_syncfifo"

diff --git a/lambdalib/stdlib/stdlib.py b/lambdalib/stdlib/stdlib.py
@@ -2,14 +2,14 @@
 import siliconcompiler
 from siliconcompiler.flows import lintflow
 
+
 def setup(chip, path=None):
 
-    # setup verilog
-    files = glob.glob(f'rtl/*.v')
+    files = glob.glob('rtl/*.v')
     for item in files:
         chip.input(item)
 
-###########################
+
 if __name__ == "__main__":
 
     design = "la_inv"