Patch Release v3.11.3
Pull Requests Since v3.11.2
Bug
- #96 - Properly synchronize resets in AxiPcieReg
Pull Request Details
Properly synchronize resets in AxiPcieReg
Author: | Larry Ruckman [email protected] |
Date: | Mon Apr 3 13:33:31 2023 -0700 |
Pull: | #96 (39 additions, 17 deletions, 1 files changed) |
Branch: | slaclab/reg-reset-fix |
Labels: | bug |
Notes:
The
cardResetIn
signal was not being synchronized to the correct clock.
Additionally, any reset signal created with anor
gate needs to pass through aRstSync
block.Not yet tested so this is a draft PR.