Skip to content

Commit

Permalink
Fixed build failure caused by #155 (#163)
Browse files Browse the repository at this point in the history
  • Loading branch information
AndreyPavlenko authored Aug 5, 2024
1 parent 4355741 commit 68fe18b
Showing 1 changed file with 6 additions and 3 deletions.
Original file line number Diff line number Diff line change
Expand Up @@ -74,17 +74,19 @@ void prepareMLIRKernelWithoutWrapper(mlir::OwningOpRef<mlir::ModuleOp>& module,

switch (mode) {
#ifdef TPP_MLIR
case ov::mlir::MLIR_MODE_TPP:
case ov::mlir::MLIR_MODE_TPP: {
tpp::DefaultPipelineOptions defPipelineOpts;
pm.addPass(tpp::createDefaultPipeline(defPipelineOpts));
break;
}
#endif
#ifdef GRAPH_COMPILER
case ov::mlir::MLIR_MODE_GC:
case ov::mlir::MLIR_MODE_GC: {
gc::populateCPUPipeline(pm);
break;
}
#endif
default:
default: {
assert(ov::mlir::MLIR_MODE_DEFAULT);
// Cleanup before bufferization.
// Simplifies IR to allow better bufferization.
Expand Down Expand Up @@ -144,6 +146,7 @@ void prepareMLIRKernelWithoutWrapper(mlir::OwningOpRef<mlir::ModuleOp>& module,
pm.addPass(createConvertIndexToLLVMPass());
// Convert remaining unrealized_casts (always needed).
pm.addPass(createReconcileUnrealizedCastsPass());
}
}

auto result = pm.run(module.get());
Expand Down

0 comments on commit 68fe18b

Please sign in to comment.