- 👋 Hi, I’m @tinywaferShark
Popular repositories Loading
-
sv_parser_hl.nvim
sv_parser_hl.nvim PublicThis is a Neovim plugin for syntactically highlighting SystemVerilog and Verilog code. It uses a parser to parse the SV/V source files and applies syntax highlighting based on the parsing results.
Lua 1
-
-
-
dailycard
dailycard Public archiveForked from AiRanthem/xmu-daily-report
基于Github Actions,无需本地部署,在线fork仓库
Python
-
dummy_vip_test
dummy_vip_test PublicForked from pulp-training/dummy_vip
Files for the IP Integration Exercise
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.