Skip to content

Issues: zeroasiccorp/switchboard

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

35 Open 23 Closed
35 Open 23 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

FPGA Example?
#268 opened Dec 8, 2024 by FlyGoat
Fix merging of PyUmiPacket
#262 opened Oct 11, 2024 by azaidy
Auto-format integer constants used in tie-offs
#232 opened May 29, 2024 by sgherbst
Clean up for single-netlist Verilog generation
#231 opened May 29, 2024 by sgherbst
CPU affinity
#224 opened May 17, 2024 by sgherbst
Approximate synchronization of simulation time for waveform comparisons
#220 opened May 10, 2024 by sgherbst
1
autowrap: be able to specify tieoffs as runtime parameters
#218 opened May 10, 2024 by sgherbst
Support UMI packets with DW>256
#217 opened May 10, 2024 by sgherbst
Mechanism for general interface connections in subnetworks
#216 opened May 9, 2024 by sgherbst
Mechanism for declaring arrayed/bundled interfaces with autowrap
#215 opened May 9, 2024 by sgherbst
1
Improve simulator shutdown behavior for regression tests
#202 opened Mar 8, 2024 by sgherbst
Document "args" example and make self-checking
#201 opened Mar 8, 2024 by sgherbst
Pass DW information automatically from Verilog modules to software interface
#194 opened Feb 1, 2024 by sgherbst
Provide a mechanism for retrieving TX/RX queue names from a UmiTxRx object
#154 opened Nov 7, 2023 by sgherbst
Implement wstrb in switchboard/verilog/fpga/config_registers.sv
#149 opened Nov 7, 2023 by sgherbst
Central definition of UMI parameters supported by switchboard
#148 opened Nov 7, 2023 by sgherbst
Avoid copying data in python/switchboard_pybind.cc
#147 opened Nov 7, 2023 by sgherbst
Perform checking in examples/fpga_loopback
#146 opened Nov 7, 2023 by sgherbst
Support Windows
#139 opened Nov 6, 2023 by sgherbst
"Verbose" mode
#133 opened Nov 3, 2023 by sgherbst
1
Explore abstractions for testing UMI hosts
#132 opened Nov 3, 2023 by sgherbst
Fix issue in perf_meas_sim when there is a drop in simulation speed
#130 opened Nov 3, 2023 by sgherbst
Make it easier to validate queue name connections
#128 opened Nov 3, 2023 by sgherbst
Review blocking behavior in Python API
#127 opened Nov 3, 2023 by sgherbst
Comprehensive test of ready/valid signaling styles
#126 opened Nov 3, 2023 by sgherbst
ProTip! What’s not been updated in a month: updated:<2024-11-24.