This repository has been archived by the owner on Jan 31, 2022. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 2
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Working I2C, Registers. Tracking has to be tested
- Loading branch information
Thomas Lenzi
committed
Nov 10, 2014
1 parent
d2b33ce
commit e39e606
Showing
62 changed files
with
228,944 additions
and
327 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,6 @@ | ||
Z:\Documents\PhD\Code\GLIB\amc_glib\trunk\glib_v3\fw\fpga\prj\glib_fw\glib_top.ngc 1415610111 | ||
ipcore_dir/tracking_fifo.ngc 1415474836 | ||
../../src/system/ethernet/ipcore_dir/basex/v6_emac_v2_3_basex.ngc 1403509420 | ||
../../src/system/ethernet/ipcore_dir/sgmii/v6_emac_v2_3_sgmii.ngc 1403509420 | ||
../../src/system/cdce/cdce_phase_mon_v2/dpram/ttclk_distributed_dpram.ngc 1403509419 | ||
OK |
12 changes: 12 additions & 0 deletions
12
amc_glib/trunk/glib_v3/fw/fpga/prj/glib_fw/_xmsgs/bitgen.xmsgs
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,12 @@ | ||
<?xml version="1.0" encoding="UTF-8"?> | ||
<!-- IMPORTANT: This is an internal file that has been generated | ||
by the Xilinx ISE software. Any direct editing or | ||
changes made to this file may result in unpredictable | ||
behavior or data corruption. It is strongly advised that | ||
users do not edit the contents of this file. --> | ||
<messages> | ||
<msg type="info" file="Bitgen" num="40" delta="old" >Replacing "<arg fmt="%s" index="1">Auto</arg>" with "<arg fmt="%s" index="2">NoWait</arg>" for option "<arg fmt="%s" index="3">Match_cycle</arg>". Most commonly, bitgen has determined and will use a specific value instead of the generic command-line value of "Auto". Alternately, this message appears if the same option is specified multiple times on the command-line. In this case, the option listed last will be used. | ||
</msg> | ||
|
||
</messages> | ||
|
1,467 changes: 1,467 additions & 0 deletions
1,467
amc_glib/trunk/glib_v3/fw/fpga/prj/glib_fw/_xmsgs/map.xmsgs
Large diffs are not rendered by default.
Oops, something went wrong.
3,245 changes: 3,245 additions & 0 deletions
3,245
amc_glib/trunk/glib_v3/fw/fpga/prj/glib_fw/_xmsgs/ngdbuild.xmsgs
Large diffs are not rendered by default.
Oops, something went wrong.
154 changes: 154 additions & 0 deletions
154
amc_glib/trunk/glib_v3/fw/fpga/prj/glib_fw/_xmsgs/par.xmsgs
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,154 @@ | ||
<?xml version="1.0" encoding="UTF-8"?> | ||
<!-- IMPORTANT: This is an internal file that has been generated | ||
by the Xilinx ISE software. Any direct editing or | ||
changes made to this file may result in unpredictable | ||
behavior or data corruption. It is strongly advised that | ||
users do not edit the contents of this file. --> | ||
<messages> | ||
<msg type="info" file="Timing" num="3386" delta="old" >Intersecting Constraints found and resolved. For more information, see the TSI report. Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">sn<0>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">sn<1>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">sn<2>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">sn<3>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">sn<4>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">sn<5>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">sn<6>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">sn<7>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_n<12>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_n<13>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_n<14>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_n<15>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_p<12>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_p<13>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_p<14>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_p<15>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_n<2>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_n<3>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_p<2>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_p<3>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_in<20>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_in<17>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_in<18>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_rx_in<19>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_tx_in<20>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_tx_in<17>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_tx_in<18>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">amc_port_tx_in<19>_IBUF</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="warning" file="Par" num="288" delta="old" >The signal <arg fmt="%s" index="1">system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O</arg> has no load. PAR will not attempt to route this signal. | ||
</msg> | ||
|
||
<msg type="info" file="Route" num="501" delta="old" >One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail, verify that the same connectivity is available in the target device for this implementation. | ||
</msg> | ||
|
||
<msg type="warning" file="ParHelpers" num="361" delta="old" >There are <arg fmt="%d" index="1">42</arg> loadless signals in this design. This design will cause Bitgen to issue DRC warnings. | ||
|
||
</msg> | ||
|
||
<msg type="warning" file="Par" num="283" delta="old" >There are <arg fmt="%d" index="1">42</arg> loadless signals in this design. This design will cause Bitgen to issue DRC warnings. | ||
|
||
</msg> | ||
|
||
<msg type="info" file="ParHelpers" num="197" delta="old" >Number of "Exact" mode Directed Routing Constraints: <arg fmt="%d" index="1">1</arg> | ||
</msg> | ||
|
||
<msg type="info" file="ParHelpers" num="199" delta="old" >All "EXACT" mode Directed Routing constrained nets successfully routed. The number of constraints found: <arg fmt="%d" index="1">1</arg>, number successful: <arg fmt="%d" index="2">1</arg> | ||
</msg> | ||
|
||
</messages> | ||
|
15 changes: 15 additions & 0 deletions
15
amc_glib/trunk/glib_v3/fw/fpga/prj/glib_fw/_xmsgs/pn_parser.xmsgs
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,15 @@ | ||
<?xml version="1.0" encoding="UTF-8"?> | ||
<!-- IMPORTANT: This is an internal file that has been generated --> | ||
<!-- by the Xilinx ISE software. Any direct editing or --> | ||
<!-- changes made to this file may result in unpredictable --> | ||
<!-- behavior or data corruption. It is strongly advised that --> | ||
<!-- users do not edit the contents of this file. --> | ||
<!-- --> | ||
<!-- Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. --> | ||
|
||
<messages> | ||
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "Z:/Documents/PhD/Code/GLIB/ipbus_2_0_v1/firmware/ipbus_core/hdl/transactor_sm.vhd" into library work</arg> | ||
</msg> | ||
|
||
</messages> | ||
|
17 changes: 17 additions & 0 deletions
17
amc_glib/trunk/glib_v3/fw/fpga/prj/glib_fw/_xmsgs/trce.xmsgs
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,17 @@ | ||
<?xml version="1.0" encoding="UTF-8"?> | ||
<!-- IMPORTANT: This is an internal file that has been generated | ||
by the Xilinx ISE software. Any direct editing or | ||
changes made to this file may result in unpredictable | ||
behavior or data corruption. It is strongly advised that | ||
users do not edit the contents of this file. --> | ||
<messages> | ||
<msg type="info" file="Timing" num="3386" delta="old" >Intersecting Constraints found and resolved. For more information, see the TSI report. Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</msg> | ||
|
||
<msg type="info" file="Timing" num="3412" delta="old" >To improve timing, see the Timing Closure User Guide (UG612).</msg> | ||
|
||
<msg type="info" file="Timing" num="2752" delta="old" >To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</msg> | ||
|
||
<msg type="info" file="Timing" num="3339" delta="old" >The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model. For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</msg> | ||
|
||
</messages> | ||
|
Oops, something went wrong.