core: riscv: Disable traps by clearing XIE CSR #618
ci.yml
on: push
Code style
1m 3s
make (multi-platform)
51m 45s
make check (QEMUv7)
44m 20s
make check (QEMUv8)
1h 10m
make check (QEMUv8, Clang)
50m 9s
make check (QEMUv8, Xen)
1h 3m
make check (QEMUv8, Xen FF-A)
1h 4m
make check (QEMUv8, Hafnium)
49m 24s
make check (QEMUv8, BTI+MTE+PAC)
49m 2s