-
Notifications
You must be signed in to change notification settings - Fork 174
Issues: google/xls
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[enhancement] Rethink Channel Legalization
codegen
Related to emitting (System)Verilog.
enhancement
New feature or request
#1647
opened Oct 4, 2024 by
grebe
[enhancement] DSLX Polymorphism
dslx
DSLX (domain specific language) implementation / front-end
enhancement
New feature or request
#1646
opened Oct 4, 2024 by
grebe
Simplify: use one form of serialization used by fuzzer and ir/verilog simulation
#1645
opened Oct 3, 2024 by
hzeller
Use same flag names for equivalent inputs in
eval_proc_main
and simulate_module_main
#1644
opened Oct 3, 2024 by
hzeller
[enhancement] Put module_builder's functions in a shared package
codegen
Related to emitting (System)Verilog.
enhancement
New feature or request
#1643
opened Oct 3, 2024 by
grebe
[enhancement] Name legalization should choose keywords based on configuration
codegen
Related to emitting (System)Verilog.
enhancement
New feature or request
#1641
opened Oct 2, 2024 by
grebe
[enhancement] Add support for node-EvaluationObservers on AOTd code
enhancement
New feature or request
#1639
opened Sep 27, 2024 by
allight
[enhancement] Make an easy path to add DSLX models to a DUT
enhancement
New feature or request
#1638
opened Sep 27, 2024 by
grebe
Extern types don't codegen correctly when array-typed
codegen
Related to emitting (System)Verilog.
#1637
opened Sep 27, 2024 by
grebe
[fuzzer 2024-09-26_ac56] Different results between IR and IR-opt
fuzz
jit
#1636
opened Sep 27, 2024 by
hzeller
Wrapped lines in struct construction should be indented
dslx:fmt
DSLX auto-formatter
#1633
opened Sep 25, 2024 by
meheff
ir_conv: chan array cannot be destructed w/ wildcards
dslx
DSLX (domain specific language) implementation / front-end
ir
🧦 sox
#1632
opened Sep 25, 2024 by
proppy
ir_conv: chan array cannot be created from from existing chans
dslx
DSLX (domain specific language) implementation / front-end
ir
🧦 sox
#1631
opened Sep 25, 2024 by
proppy
Refactor channel->port mapping in signature
codegen
Related to emitting (System)Verilog.
stitching
Issues related to stitching, multi-proc codegen, and integration with external verilog modules
#1628
opened Sep 24, 2024 by
grebe
[enhancement] XLS playground colab should be documented in our markdown docs
documentation
Improvements or additions to documentation
enhancement
New feature or request
#1626
opened Sep 24, 2024 by
cdleary
Document Improvements or additions to documentation
ir
array_concat
IR operation
documentation
#1619
opened Sep 20, 2024 by
ericastor
jit crash, 2024-09-20_67c5
bug
Something isn't working or is incorrect
fuzz
jit
#1618
opened Sep 20, 2024 by
hzeller
Hoist operations above selects if it enables constant folding
optimizer
Related to IR optimization or analysis
#1611
opened Sep 18, 2024 by
meheff
cpp_transpiler should emit DSLX constants
enhancement
New feature or request
🧦 sox
#1610
opened Sep 17, 2024 by
mikex-oss
cpp_transpiler should emit an array of all DSLX enum members
enhancement
New feature or request
🧦 sox
#1603
opened Sep 12, 2024 by
mikex-oss
Token arrays needed to supplement channel arrays
dslx
DSLX (domain specific language) implementation / front-end
enhancement
New feature or request
Expand or Move away fromDSLX (domain specific language) implementation / front-end
ParametricExpression
dslx
Previous Next
ProTip!
Type g i on any issue or pull request to go back to the issue listing page.