Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Makefile fixed for nexys emulation target #324

Closed
wants to merge 1 commit into from
Closed

Makefile fixed for nexys emulation target #324

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -134,7 +134,7 @@ nexys-emul:
--pad-control rtl/core-v-mcu/top/pad_control.sv \
--emulation-toplevel core_v_mcu_nexys \
--input-xdc emulation/core-v-mcu-nexys/constraints/Nexys-A7-100T-Master.xdc \
--xilinx-core-v-mcu-sv emulation/core-v-mcu-nexys/rtl/core_v_mcu_util.v \
--xilinx-core-v-mcu-sv emulation/core-v-mcu-nexys/rtl/core_v_mcu_nexys.v \
--output-xdc emulation/core-v-mcu-nexys/constraints/core-v-mcu-pin-assignment.xdc
util/format-verible
@echo "*************************************"
Expand Down
3 changes: 2 additions & 1 deletion rtl/core-v-mcu/components/apb_soc_ctrl.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
// Copyright 2018 ETH Zurich and University of Bologna.

Check failure on line 1 in rtl/core-v-mcu/components/apb_soc_ctrl.sv

View workflow job for this annotation

GitHub Actions / Format Verilog Sources 

Files differ (M)
// Copyright and related rights are licensed under the Solderpad Hardware
// License, Version 0.51 (the "License"); you may not use this file except in
// compliance with the License. You may obtain a copy of the License at
Expand Down Expand Up @@ -111,7 +111,8 @@


);
localparam IDX_WIDTH = `LOG2(`N_IO);
localparam IDX_WIDTH =
`LOG2(`N_IO);
localparam CONFIG = 12'h4??;

logic [ IDX_WIDTH-1:0] r_io_pad;
Expand Down
4 changes: 3 additions & 1 deletion rtl/core-v-mcu/soc/interleaved_crossbar.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
//-----------------------------------------------------------------------------

Check failure on line 1 in rtl/core-v-mcu/soc/interleaved_crossbar.sv

View workflow job for this annotation

GitHub Actions / Format Verilog Sources 

Files differ (M)
// Title : Interleaved Crossbar Wrapper
//-----------------------------------------------------------------------------
// File : interleaved_crossbar.sv
Expand Down Expand Up @@ -44,7 +44,9 @@
//Elaboration time asserations
//Number of slaves must be power of two
if ((NR_SLAVE_PORTS & (NR_SLAVE_PORTS - 1)) != 0) begin
$error("NR_SLAVE_PORTS must be power of two but was %d", NR_SLAVE_PORTS);
$error(
"NR_SLAVE_PORTS must be power of two but was %d", NR_SLAVE_PORTS
);
end

// Explode the input interface array to arrays of individual signals
Expand Down
Loading
Loading