Popular repositories Loading
-
common_verification
common_verification PublicForked from pulp-platform/common_verification
SystemVerilog modules and classes commonly used for verification
SystemVerilog
-
tech_cells_generic
tech_cells_generic PublicForked from pulp-platform/tech_cells_generic
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
SystemVerilog
-
common_cells
common_cells PublicForked from pulp-platform/common_cells
Common SystemVerilog components
SystemVerilog
-
register_interface
register_interface PublicForked from pulp-platform/register_interface
Generic Register Interface (contains various adapters)
SystemVerilog
-
axi
axi PublicForked from pulp-platform/axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
SystemVerilog 1
-
cvfpu
cvfpu PublicForked from openhwgroup/cvfpu
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
SystemVerilog
Repositories
- iDMA Public Forked from pulp-platform/iDMA
A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
persimmonsai/iDMA’s past year of commit activity - axi Public Forked from pulp-platform/axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
persimmonsai/axi’s past year of commit activity - SHARK-Turbine Public Forked from nod-ai/SHARK-ModelDev
Unified compiler/runtime for interfacing with PyTorch Dynamo.
persimmonsai/SHARK-Turbine’s past year of commit activity
People
This organization has no public members. You must be a member to see who’s a part of this organization.
Top languages
Loading…
Most used topics
Loading…