Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Testing hyperram on FPGA #272

Draft
wants to merge 5 commits into
base: main
Choose a base branch
from
Draft

Testing hyperram on FPGA #272

wants to merge 5 commits into from

Commits on Aug 29, 2024

  1. fpga: Testing hyperram in block design

    @CyrilKoe
    CyrilKoe committed Aug 29, 2024
    Configuration menu
    Copy the full SHA
    aa5c168 View commit details
    Browse the repository at this point in the history

  2. fpga: Testing hyperram in vanilla

    @CyrilKoe
    CyrilKoe committed Aug 29, 2024
    Configuration menu
    Copy the full SHA
    5ee14d7 View commit details
    Browse the repository at this point in the history

  3. fpga: Correct Xilinx IP verilog to follow the standard

    @CyrilKoe
    CyrilKoe committed Aug 29, 2024
    Configuration menu
    Copy the full SHA
    e4db6c6 View commit details
    Browse the repository at this point in the history

  4. fpga: Adding hyperram CDC constraints

    @CyrilKoe
    CyrilKoe committed Aug 29, 2024
    Configuration menu
    Copy the full SHA
    a3b96bd View commit details
    Browse the repository at this point in the history

  5. fpga: Adding pads in vanilla

    @CyrilKoe
    CyrilKoe committed Aug 29, 2024
    Configuration menu
    Copy the full SHA
    44fb3e4 View commit details
    Browse the repository at this point in the history