Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

update state to Frozen #45

Merged
merged 1 commit into from
Feb 27, 2024
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
16 changes: 8 additions & 8 deletions reri_header.adoc
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
[[header]]
:description: RISC-V RAS Error Record Register Interface Specification
:company: RISC-V.org
:revdate: 01/2024
:revnumber: 1.0-rc1
:revremark: This document is in stable state. Assume everything can change. See http://riscv.org/spec-state for details.
:revdate: 02/2024
:revnumber: 1.0-rc2
:revremark: This document is in Frozen state. See http://riscv.org/spec-state for details.
:url-riscv: http://riscv.org
:doctype: book
:preface-title: Preamble
Expand Down Expand Up @@ -39,12 +39,12 @@ RERI Task Group

// Preamble
[WARNING]
.This document is in the link:http://riscv.org/spec-state[Stable state]
.This document is in the link:http://riscv.org/spec-state[Frozen state]
====
Assume anything could still change, but limited change should be expected.
This draft specification will change before being accepted as standard, so
implementations made to this draft specification will likely not conform to
the future standard.
Change is extremely unlikely. A high threshold will be used, and a change will
only occur because of some truly critical issue being identified during the
public review cycle. Any other desired or needed changes can be the subject of a
follow-on new extension.
====

[preface]
Expand Down
Loading