-
Notifications
You must be signed in to change notification settings - Fork 878
Pull requests: riscv-software-src/riscv-isa-sim
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Add extension_t csrs in reset(), not register_extension()
#1864
opened Dec 1, 2024 by
jerryz123
Loading…
Print values of involved registers in an instruction before and after of its execution
#1842
opened Oct 23, 2024 by
ahmedshakill
Loading…
ADD: a basic BTM N-trace spec compliant trace encoder model
#1824
opened Sep 30, 2024 by
iansseijelly
Loading…
Fix vleff: reduce VL if trigger fired on a later element.
#1818
opened Sep 26, 2024 by
NewPaulWalker
Loading…
[#1548][vector crypto] adding register index LMUL alignement checks
#1815
opened Sep 25, 2024 by
nibrunieAtSi5
Loading…
medeleg: the third bit(CAUSE_BREAKPOINT) of medeleg is unwritable when Sdtrig exist.
#1742
opened Jul 23, 2024 by
NewPaulWalker
Loading…
Adjust wide_counter_csr_t::written_value() to only increment if counting is enabled, Bug Fix for PR 1381
#1581
opened Jan 24, 2024 by
rbuchner-aril
Loading…
Provide accessibility control of xcontext CSRs through stateen0[57] CSR
#1550
opened Dec 25, 2023 by
YenHaoChen
Loading…
Previous Next
ProTip!
What’s not been updated in a month: updated:<2024-11-24.