-
Notifications
You must be signed in to change notification settings - Fork 878
Issues: riscv-software-src/riscv-isa-sim
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Couldn't find extension 'rocket' in shared library 'libcustomext.so'
#1874
opened Dec 11, 2024 by
chenhychen
Critique of #1853: the new
get_csrs
extension method is unnecessary, and has negative side effect
#1863
opened Nov 28, 2024 by
liuyu81
for vleff inst take breakpoint on not first element,does it need report breakpoint?
#1851
opened Nov 5, 2024 by
xinyuwang-starfive
risv-gnu-toolchain spike module "Bad or missing arguments for command str"
#1845
opened Oct 27, 2024 by
cryptolovi
What prevents to reach debug memory debug region while running in Machine mode?
#1827
opened Oct 1, 2024 by
omerguzelelectronicguy
Error: terminate called after throwing an instance of 'trap_store_access_fault'
#1821
opened Sep 27, 2024 by
shahbazahmad-96
Pointer Masking in M Mode with VM enabled not Working as intended
#1817
opened Sep 26, 2024 by
MuhammadHammad001
Clarification on VMSEQ Instruction Behavior (riscv vector spec1.0)
#1808
opened Sep 15, 2024 by
latifbhatti
Building spike with "--with-priv=m" config option renders spike unusable
#1802
opened Sep 11, 2024 by
mkozden
Logging the value of registers at a certain point during the simulation possible?
#1792
opened Aug 29, 2024 by
AshvinVaidyanathan
trap instruction page fault error and mode shifting from M-mode to U-mode in spike debug mode
#1790
opened Aug 29, 2024 by
kommarisurendra
Previous Next
ProTip!
no:milestone will show everything without a milestone.