-
Notifications
You must be signed in to change notification settings - Fork 31
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
allow user to change bench options - riscv #20
Conversation
Based on the comment #17 (comment), it seem the least we could add in the code is a more verbose comment. Is there a fundamental setup conflict now, that block running a custom benchmark set on RISC-V, which needs to be resolved? |
The solution requires some other modifications. I'll take care of it within next few days. |
As follow up of the #17 (comment) I checked the code. Currently, event counters are supported only for HiFive, according to sel4bench.h It means IPC bench which uses event counters will be built, but will NOT be functional for other platforms. IPC benchmark is ON by default. Back to Currently, the options depending on The patch will allow to manually pick up benchmark applications for RISC-V platforms, therefore to exclude IPC benchmark when needed. |
38573fd
to
8dda359
Compare
The recent tests failed because the command line contained With the option Should we change command line parameters in the test? |
|
I definitely will.
So, the used command line: I will open new issue about unsupported As for this PR, while
|
Thanks, now I get it. Seem changing the CI workflow parameters can happen at these places: |
8dda359
to
8fa986b
Compare
Thank you, I'll fix it |
One of the configuration requirements of sel4bench is that it will only allow benchmarks to be configured and built that are supported. Otherwise someone who isn't intimately familiar with sel4bench can't tell that the benchmarks they've configured are unsupported. Removing the RISCV restriction should require that the minimum set of required benchmarks are now supported. It should then only be removed as a restriction only on the supported platforms that can successfully run these benchmarks. |
In that case I will postpone the PR until the But I would suggest to remove parameters As well as from CI tests, to avoid confusion caused by difference of parameters here and there. |
8fa986b
to
1cd987f
Compare
@malus-brandywine Did you intend to close this or just accidently updated the master branch? |
@axel-h I didn't drop the idea, but the commit has been postponed (prev. comment). I'm going to make another commit related to other task soon, it will go as another PR. The changes I made in this commit are saved in a local branch. I'm going to revive them later. |
This is a good idea |
I'll have a look at that. |
See #203 and seL4/sel4bench#20 for background. Signed-off-by: Gerwin Klein <[email protected]>
See #203 and seL4/sel4bench#20 for background. Signed-off-by: Gerwin Klein <[email protected]>
See #203 and seL4/sel4bench#20 for background. Signed-off-by: Gerwin Klein <[email protected]>
Applies patch from seL4#20. This was not merged previously as RISC-V did not implement the hardware and fault benchmarks, but this is no longer the case. Signed-off-by: Alwin Joshy <[email protected]>
Applies patch from seL4#20. This was not merged previously as RISC-V did not implement the hardware and fault benchmarks, but this is no longer the case. Signed-off-by: Alwin Joshy <[email protected]>
Applies patch from seL4#20. This was not merged previously as RISC-V did not implement the hardware and fault benchmarks, but this is no longer the case. Signed-off-by: Alwin Joshy <[email protected]>
Applies patch from seL4#20. This was not merged previously as RISC-V did not implement the hardware and fault benchmarks, but this is no longer the case. Signed-off-by: Alwin Joshy <[email protected]>
Applies patch from seL4#20. This was not merged previously as RISC-V did not implement the hardware and fault benchmarks, but this is no longer the case. Signed-off-by: Alwin Joshy <[email protected]>
Applies patch from seL4#20. This was not merged previously as RISC-V did not implement the hardware and fault benchmarks, but this is no longer the case. Signed-off-by: Alwin Joshy <[email protected]>
Applies patch from seL4#20. This was not merged previously as RISC-V did not implement the hardware and fault benchmarks, but this is no longer the case. Signed-off-by: Alwin Joshy <[email protected]>
Applies patch from seL4#20. This was not merged previously as RISC-V did not implement the hardware and fault benchmarks, but this is no longer the case. Signed-off-by: Alwin Joshy <[email protected]>
Applies patch from seL4#20. This was not merged previously as RISC-V did not implement the hardware and fault benchmarks, but this is no longer the case. Signed-off-by: Alwin Joshy <[email protected]>
Applies patch from seL4#20. This was not merged previously as RISC-V did not implement the hardware and fault benchmarks, but this is no longer the case. Signed-off-by: Alwin Joshy <[email protected]>
DefaultBenchDeps is set to TRUE when benchmark suite is being built for
RiscV to enable configure benchmark options.
Signed-off-by: Nataliya Korovkina [email protected]