Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[HW] Bump CVA6, fpnew, and ancillary dependencies #262

Merged
merged 50 commits into from
Dec 1, 2023
Merged

[HW] Bump CVA6, fpnew, and ancillary dependencies #262

merged 50 commits into from
Dec 1, 2023

Conversation

mp-17
Copy link
Collaborator

@mp-17 mp-17 commented Nov 13, 2023 •
edited
Loading

Update the system's dependencies and use Bender as default for hardware dependency management.

Changelog

Fixed

  • Filter operand queue ready_i from addrgen and sldu selectively when they should not handshake
  • CI: don't check the patch directory for whitespace changes

Changed

  • Bump CVA6 version following OpenHW Group's modification
  • Bump fpnew to CVFPU
  • Switch from git submodules to Bender to handle hardware dependencies
  • Bump AXI, tech_cells_generic, and common_cells dependencies

Checklist

  • Automated tests pass
  • Implement cache bank clk gating in CVA6
  • Changelog updated
  • Code style guideline is observed

@mp-17 mp-17 self-assigned this Nov 15, 2023
niwis and others added 28 commits November 29, 2023 13:29
@niwis @mp-17
dpi: Fix symlink
46bc380 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
ara_soc: Fix Ariane config param
936d553 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
tech_cells_generic: Bump
428ad33 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
Makefile: Demote verilate warnings
01f946d 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
ara_system: Propatage AXI parameters to CVA6
fe315c1 
Signed-off-by: Nils Wistoff <[email protected]>
@mp-17
Revert "tech_cells_generic: Bump"
f4c75ff 
This reverts commit 304e4f8.
@niwis @mp-17
hw/Makefile: Update CVA6 target and defines
3030882 
Signed-off-by: Nils Wistoff <[email protected]>
@mp-17
[scripts] Increase HW-SW cycle check delta
55b1bf7 
CVA6 bump made some checks fail with the restrictive 300 cycles threshold
@niwis @mp-17
cva6: Bump
8e66ed2 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
hw/Makefile: Update CVA6 target
5cc30cf 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
Bender.yml: Update cva6 rev
e8a3d91 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
vmfpu: Remove unavailable fpnew ports
952e14b 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
ara_soc: Upgrade axi to apb
4c3f1d6 
axi2apb_64_32 has been deprecated. Replace it by the up-to-date axi and
apb IPs.

Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump
1614913 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
Bender.yml: Rename package ariane to cva6
d0132e8 
Signed-off-by: Nils Wistoff <[email protected]>
@mp-17
[hardware] Adapt vmfpu module
de5f0f0 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump
8d2fcdf 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (remove stall signls)
8e66e50 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (move accel_disp and merge commit)
2f4e87c 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (merge ctrl)
cc8c945 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
scripts/wave_core.tcl: Update CVA6 module hierarchy
c6edd3d 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (merge issue)
7f654c9 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (move decoder)
bf544ef 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6_accel_first_pass_decoder: Merge other accel decode logic
2addb5f 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (unify interfaces)
36a06ba 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Unify accelerator and CVX interface
ad52537 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (move issue logic)
5f17f44 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (remove acc intf)
d07b1ec 
Signed-off-by: Nils Wistoff <[email protected]>
niwis and others added 19 commits November 29, 2023 13:30
@niwis @mp-17
cva6: Bump (acc_port invalidation)
03b7604 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
ara_system: Pack inval interface into acc interface
745cef4 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (merge fu_data mux)
3fc5e4f 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (cva6_accel_first_pass_decoder_stub)
b825091 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (rebase)
89aa0fd 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (acc_req in acc_pkg)
fd49d42 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (rem unused signals)
c1de656 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (cv32a6_embedded_config_pkg)
bac0e0a 
Signed-off-by: Nils Wistoff <[email protected]>
@niwis @mp-17
cva6: Bump (rebase)
0fe7cdb 
Signed-off-by: Nils Wistoff <[email protected]>
@mp-17
[hardware, .gitmodules] Switch from submodules to bender
08cc281
@mp-17
[hardware, Bender] Bump dependencies
555f196
@mp-17
[bender] Bump cva6 (fix missing dependency in bender)
9da3716
@mp-17
[hardware] Update bender targets
16af659
@mp-17
[hardware] Update tc_sram patch
48b155a
@mp-17
[Bender, hardware] Bump axi to v0.39.1
fe7ac55
@mp-17
[hardware] Disable -Wall in verilator
7be158f 
Otherwise, warnings are actually blocking
@mp-17
[ci] Don't check the patch directory for whitespace changes
7335828
@mp-17
[hardware] 🐛 Filter operand queue ready from sldu and addrgen
6c19201 
The addrgen-sldu operand queue is common to slide unit and addrgen.
Since it's shared, we should be sure not to sample a
spurious ready from the wrong unit, i.e., when we are
feeding the addrgen, we don't want spurious readies from
the slide unit. The units should be responsible for avoiding
sampling wrong data, but spurious ready signals can happen in
specific corner cases. Fixing this without impacting timing is
hard, so we just mask the ready signals here as well to avoid
bugs.
@mp-17
[Bender] Bump CVA6 and fix its commit
a2ee7ee 
Implement clock gating on the unused cache banks
@mp-17 mp-17 marked this pull request as ready for review December 1, 2023 09:44
@mp-17 mp-17 merged commit c5c56ae into main Dec 1, 2023
197 checks passed
@mp-17 mp-17 deleted the mp/cva6-rebase branch December 1, 2023 17:06
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@suehtamacv suehtamacv Awaiting requested review from suehtamacv

Assignees

@mp-17 mp-17

Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@mp-17 @niwis